
• intel

# iSBX™351 SERIAL MULTIMODULE™BOARD HARDWARE REFERENCE MANUAL



•		
•		
•		
•		

## iSBX<sup>™</sup> 351 SERIAL MULTIMODULE<sup>™</sup> BOARD HARDWARE REFERENCE MANUAL

Order Number: 9803190-03

Additional copies of this manual or other Intel literature may be obtained from:

Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

The information in this document is subject to change without notice.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without prior written consent of Intel Corporation.

Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains the right to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products:

BITBUS	iLBX	iPDS	OpenNET
COMMputer	im	iRMX	Plug-A-Bubble
CREDIT	iMDDX	iSBC	PROMPT
Data Pipeline	iMMX	SBX	Promware
Genius	Insite	SDM	QueX
4	Intel	iSXM	OUEST
, '	intel	Library Manager	Ripplemode
1 <sup>2</sup> ICE	intelBOS	MCS	RMX/80
ICE	Intelevision	Megachassis	RUPI
iCS	inteligent identifier	MICROMAINFRAME	Seamless
	inteligent Programming	MULTIBUS	SLD
iDBP	Intellec	MULTICHANNEL	SYSTEM 2000
iDIS	Intellink iOSP	MULTIMODULE	UPI

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

\*MULTIBUS is a patented Intel bus.

Copyright 1984, Intel Corporation

REV.	REVISION HISTORY	DATE
-001	Original Issue.	1/80
-002	Writer corrections.	9/80
-003	Writer corrections, added addressing information for 16-bit hosts.	8/84
	·	

### PREFACE



This manual provides general information, installation considerations, programming information, principles of operation, and service information for the Intel iSBX 351 Serial MULTIMODULE Board. Multidrop considerations are discussed in Appendix A.

This manual is not intended as a tutorial document. The manual assumes the reader is familiar with the MULTIBUS standards of Intel single-board computers and the associated iSBX bus connector standards.

Additional information is available for purchase from the Intel Literature Department (see page ii for address):

- Intel Microprocessor and Peripheral Handbook, Order Number: 210844.
- Intel MULTIBUS® Handbook, Order Number: 21Ø883.

vi

# intel

# **CONTENTS**

	PAGE
CHAPTER 1	
GENERAL INFORMATION	
1.1 Introduction	1-1
1.2 Description	1-1
1.3 Equipment Supplied	1-2
1.4 Compatible Equipment	1-2
1.5 Specifications	1-3
CHAPTER 2	
PREPARATION FOR USE	
2.1 Introduction	2-1
2.2 Unpacking and Inspection	2-1
2.3 Installation Considerations	2-1
2.3.1 Power Requirement	2-1
2.3.2 Cooling Requirement	2-2
2.3.3 Mounting Equipment	2-2
2.3.4 Physical Dimensions	2-2
2.4 Connector Configuration	2-2
2.5 Jumper Configuration	2-6
2.6 RS232C Configuration	2-8
2.6.1 Capacitor Installation	2-8
2.6.2 Break Error Protection	2-8
2.6.3 External Clocking	2-9
2.6.4 RS232C Header Wiring	2-9
2.7 RS422 Configuration	2-9
2.7.1 Termination	2-9
2.7.2 RS422 Header Wiring	2-1Ø 2-13
2.8 I/O Cabling	2-13
2.9 Installation Procedure	2-14
CHAPTER 3	
PROGRAMMING INFORMATION	
3.1 Introduction	3-1
3.2 I/O Addressing	3-1
3.3 System Initialization	3-1
3.4 8251 USART Programming	3-2
3.4.1 Mode Instruction Format	3-3
3.4.2 Sync Characters	3-3
3.4.3 Command Instructions Format	3-5
3.4.4 Reset	3-5
3.4.5 Initialization	3-5
3.4.6 Operation	3-7
3.4.6.1 Data Input/Output	3-9
3.4.6.2 Status Read	3-9
3.5 8253 PIT Programming	3-9
3.5.1 Mode Control Word and Count	3-10

#### CONTENTS (continued)

	PAGE
CHAPTER 3 (continued)	
3.5.2 Initialization	3-15
3.5.3 Operation	3-15
3.5.3.1 Counter Read	3-15
3.5.3.2 Clock Frequency/Divide Ratio Selection	3-18
3.5.3.3 Rate Generator/Interval Timer	
3.5.3.4 Interrupt Timer	
3.5.3.5 Counter Cascading	
3.5.3.6 Counter Configuration	3–21
CHAPTER 4	
PRINCIPLES OF OPERATION	
4.1 Introduction	4-1
4.2 iSBX <sup>th</sup> Bus Interface	
4.3 Clock Circuitry	-
4.4 Receiver/Drivers	
CHAPTER 5	
SERVICE INFORMATION	
5.1 Introduction	
5.2 Service Diagrams	
5.3 Service and Repair Assistance	5–1
APPENDIX A	
MULTIDROP CONSIDERATIONS	
A.1 Introduction	A-1
A.2 Jumper Configuration	A-3
A.3 Header Wiring	A-4
A.4 Multidrop Bias Resistor Requirement	
A.4.1 Bias Resistor for Best-Case Current Loss	
A.4.2 Bias Resistor for Worst-Case Current Loss	
A.5 Multidrop Termination Requirement	
A.6 Multidrop Output Buffer Current Requirement	
A.7 Programming Considerations	
A.7.1 System Initialization	
A.7.2 Slave Selection	
A.7.3 Slave Status Test	A-12
TABLES	
1-1. MULTIMODULE™ Specifications	1-3
1-2. DC Specifications	
2-1. iSBX <sup>TM</sup> Bus Connector (P1) Pin Assignment	

### TABLES (continued)

		PAGE
2-2.	Connector Jl Pin Assignment	2-5
2-3.	Jumper Configuration	2-6
2-4.	Signal Description	2-7
2-5.	Compatible Resistor Packs	2-1Ø
2-6.	Cable Configuration	2-13 3-2
3-1.	I/O Addressing	3-2 3-8
3-2.	Typical USART Mode or Command Instruction Subroutine	3-8
3-3.	Typical USART Data Character Read Subroutine Typical USART Data Character Write Subroutine	3-8
3-4.	Typical USART Status Read Subroutine	3-8
3-5.	PIT Counter Operation Versus Gate Inputs	3-14
3-6. 3-7.	Typical PIT Control Word Subroutine	3-17
3-8.	Typical PIT Count Value Load Subroutine	3-17
3-9.	Typical PIT Counter Read Subroutine	3-17
3-1Ø.	PIT Count Value Versus Rate Multiplier for Each Baud Rate	3-2Ø
3-11.	PIT Rate Generator Frequencies and Timer Intervals	3-2Ø
3-12.	PIT Timer Intervals Versus Timer Counts	3-21
A-1.	Slave Initialization Subroutine	A-12
	FIGURES	
1-1.	iSBX™ Serial MULTIMODULE™ Board	1-1 2-3
2-1.	Board Dimensions (Inches)	2-3 2-4
2-2.	Mounting Clearances (Inches)	2-11
2-3.	Header Wiring for RS232C	2-12
2-4.	Header Wiring for RS422 RS232C Cabling	2-14
 2-5.	RS422/449 Cabling	2-15
2-6 . 2-7 .	Mounting Technique	2-15
2-7. 3-1.	USART Synchronous Mode Instruction Word Format	3-4
3-1.	USART Synchronous Mode Transmission Format	3-4
3-3.	USART Asynchronous Mode Instruction Word Format	3-4
3-4.	USART Asynchronous Mode Transmission Format	3-4
3-5.	USART Command Instruction Word Format	3-6
3-6.	Typical USART Initialization and Data I/O Sequence	3-6
3-7.	USART Status Read Format	3-1Ø 3-11
3-8.	PIT Mode Control Word Format	3-11
3-9.	PIT Programming Sequence Examples	3-12
3- <b>1</b> Ø.	PIT Counter Register Latch Control Word Format	4-3
4-1.	iSBX'm 351 Block Diagram	5-3
5-1.	iSBX'** 351 Serial MULTIMODULE** Parts Location Diagram	5-5
5-2.	iSBX <sup>m</sup> 351 Serial MULTIMODULE <sup>m</sup> Schematic Diagram	A-2
A-1.	Full-duplex RS422 Multidrop Configuration Block Blagram  Master Configuration Detail	A-2
A-2.	Master Configuration Detail	A-3
A-3. A-4.	System Example - Bias Resistance	A-4
A-4.	DADCEIII DVGIIINTE - DTOR WOOTS CONTINUE	

### FIGURES (continued)

		PAGE
A-5.	Master Header Wiring Diagram	A-5
A-6.	Slave Header Wiring Diagram	A-5
A-7.	Line Driver Model (High Impedance)	A-6
A-8.	Line Driver (Low Impedance)	A-8
A-9.	System Example - Termination Resistance	



# CHAPTER 1 GENERAL INFORMATION

#### 1.1 INTRODUCTION

The iSBX 351 Serial MULTIMODULE Board is a member of Intel's growing line of expansion MULTIMODULE boards designed to augment any microcomputer with an IEEE P959 or iSBX interface. The MULTIMODULE board provides for expansion of the system serial communications capability by adding one complete, independent, synchronous/asynchronous, RS232C and RS422/RS449 compatible, serial communications channel. This chapter contains a description of the MULTIMODULE board, and lists the equipment supplied, compatible equipment, and specifications.

#### 1.2 DESCRIPTION

The MULTIMODULE board (Figure 1-1) plugs onto an 8- or 16-bit host microcomputer to provide an additional serial I/O interface capability. The MULTIMODULE board contains an 8251A USART (Universal Synchronous/Asynchronous Receiver/Transmitter) device to handle RS232C or RS422 compatible serial I/O communication schemes. The board also includes an 8253 PIT (Programmable Interval Timer) device that controls frequency and timing functions generated from an on-board 8224 Clock Generator. Baud rates, data formats, and interrupts are jumper and program selectable on the MULTIMODULE board. When operating as an RS232C interface, the MULTIMODULE board requires +5V, -12V, and +12V power. However, as an RS422 interface, only +5V power is required.




Figure 1-1. iSBX\*\* Serial MULTIMODULE\*\* Board

The serial I/O port is fully RS232C and partially RS422/449 compatible; the MULTIMODULE board is electrically compatible with RS422, and mechanically compatible with RS449. Serial communication is implemented with an 8251A USART that may be programmed for operation in most synchronous or asynchronous serial data transmission formats. The serial I/O port features full— or half-duplex, buffered, transmit and receive capability.

An RS422/449 application of the MULTIMODULE board allows operation in a fullor half-duplex multidrop configuration, in which several iSBX 351 Serial MULTIMODULE Boards share the same two-wire data line. This requires that the user exert software control over each slave's output to the data line.

The programmable interval timer provides three separate time/rate clocks, two of which are available for off-board timing and synchronization. The third clock provides timing for the receive and transmit circuitry on the 8251A USART.

The MULTIMODULE board can generate interrupt requests continuously at a clock rate from the PIT or on request from the 8251A USART. The host microcomputer determines interrupt priority.

An external source may clock the 8251A USART, allowing for synchronous data transmissions. When this option is utilized, the Data Set Ready (DSR) pin becomes unusable.

Four user-supplied capacitors control crosstalk and the rise/fall time of the RS232C output signals. There is reserved room on the MULTIMODULE board for the capacitors.

#### 1.3 EQUIPMENT SUPPLIED

The following equipment is supplied with the MULTIMODULE board:

- Schematic Diagram, drawing number: 146Ø42.
- 2 Screws, 1/4" x 6/32 nylon.
- 1 spacer, 1/2" x 6/32 nylon.

#### 1.4 COMPATIBLE EQUIPMENT

The MULTIMODULE board must be used with a host microcomputer that conforms to the IEEE 796 (MULTIBUS) specifications and includes an IEEE P959 (iSBX) I/O interface connector.

The MULTIMODULE board cannot directly access the MULTIBUS bus structure. MULTIBUS interfacing is provided to the host microcomputer through the P1 MULTIBUS connector.

#### 1.5 SPECIFICATIONS

Specifications for the iSBX 351 Serial MULTIMODULE Board are provided in Table 1-1. The DC Serial Specifications are listed in Table 1-2. As a labeling convention, a signal mnemonic that ends with a slash (e.g., MCS1) is active low. Conversely, a signal mnemonic without a slash (e.g., OPT1) is active high.

Table 1-1. MULTIMODULE™ Specifications

I/O ADDRESSING	I/O addressin microcompute				module co	onnector used on the host iSB
SERIAL INTERFACE	EIA Standard Clear to S Data Set I Data Tern Request to Receive C Receive D Transmit	end (C' Ready ( ninal Re o Send lock (R lata (RX Clock (l	TS) DSR) eady (DTF (RTS) XC) ID) DTE TXC	R)	nd suppor	ted:
	EIA Standard Clear to S Data Mod Terminal Request t Receive I Receive E Terminal Send Data	Send (C le (DM) Ready ( o Send Timing ( Data (RI Timing	S) (TR) (RS) RT) ))	rovided and	supporte	ed:
POWER REQUIREMENT	Mode	Vo	Itage	Amne /Mi		
	Mode		±0.25V	460 mA		
	RS232C		/ ±0.6V	30 mA		
		-12\	/ ±0.6V	30 mA		
	RS422	+5V	±0.25V	530 mA		
INTERFACE CONNECTORS						
			No. of	Pin C	enters	
	Interface	,	Pins	in.	mm	Mating Connectors
	J1 Chann	el	26	0.1	2.54	3M 3462-0001 (RS232C)

Table 1-1. MULTIMODULE™ Specifications (continued)

**ENVIRONMENTAL REQUIREMENTS** 

Operating Temperature:

0° to 55°C (32° to 131°F).

Relative Humidity:

To 90% without condensation.

PHYSICAL CHARACTERISTICS

Width: Length: Height: 7.27 cm (2.85 inches). 9.40 cm (3.70 inches).

1.40 cm (0.56 inch) Multimodule board only. 2.82 (1.13 inches) Multimodule and iSBC board.

Weight:

51 gm (1.79 ounces).

SERIAL COMMUNICATIONS

Synchronous:

5-, 6-, 7-, or 8-bit characters. Internal; 1 or 2 sync characters. Automatic sync insertion.

Asychronous:

5-, 6-, 7-, or 8-bit characters.

Break character generation and detection.

1, 1%, or 2 stop bits. False start bit detection.

Sample Baud Rate:

8251 USART Baud Rate		Baud Rate (I	٦z)²			
(kHz, Software Selectable)	Synchronous	Asynch	ronous			
		÷16	÷64			
307.2	-	19200	4800			
153.6		9600	2400			
76.8	_	4800 1200				
38.4	38.4	38400	38400	2400 600		0 2400
19.2	19200	1200	300			
9.6	9.6 9600 600 4.8 4800 300		150			
4.8			75			
2.4	2400	150	_			
1.76	1760	110	_			

Notes: 1. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

 Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as frequency divider).

INTERVAL TIMER AND BAUD RATE GENERATOR

Input Frequency (selectable):

1.23 MHz  $\pm 0.1\%$  (0.82  $\mu sec$  period nominal), and 153.6 kHz  $\pm 0.1\%$  (6.5  $\mu sec$  period nominal).

**Output Frequencies:** 

Reference table 3-11 for output frequencies.

Table 1-2. DC Specifications

Connector JI Signal	Parameter	Test Conditions	Min.	Max.	Units
RS 232C	Input High Threshold			+1.9	٧
Input	(Differential)				• •
	Input Low Threshold			+0.9	٧
	(Differential)	· · · · · · · · · · · · · · · · · · ·			
RS 422	Input High Threshold			+0.5	V
Input	(Differential)				
	Input Low Threshold			-0.5	٧
	(Differential)				
RS 232C/422	Input Current	V <sub>IN</sub> = +3V	and was red	+1.5	mA
Input		$V_{1N} = -3V$		-1.5	mA
		VIN = +10V		+3.25	mA
		VIN = -10V		-3.25	mA
	Input Common Mode			<u>+</u> 15.0	٧
	Input Differential			<u>+</u> 15.0	٧
RS 232C	High Output Voltage	R <sub>L</sub> = 3k Ohms	7.7		٧
Output	Low Output Voltage		-7.7		V
	High Short Circuit	V <sub>AA</sub> = min.	-8.0	-16.0	mA
	Current Low Short Circuit Current	V <sub>DD</sub> = min.	8.0	+16.0	mA
RS 422	High Out Voltage	I <sub>OH</sub> = -20mA	2.5		V
Output	Low Out Voltage	$I_{OL} = +20mA$		+0.5	٧
	Short Circuit Current	V <sub>CC</sub> = max.	-30	-150	mΑ
	High Output Leakage	V <sub>OH</sub> = 6.0V		+100	uA
	Current (Power Off)	V <sub>CC</sub> = 0.0V			
	Low Output Leakage	V <sub>OL</sub> = -0.25V		-100	uА
	Current (Power Off)	$V_{CC} = 0.0V$			
	High or Low Output			<u>+</u> 100	uA
	Leakage Current (High Impedance Condition)				
	DTRD Current	V <sub>OH</sub> = 2.0V min.		+100.0	uA
	ALUR AGILBILI	$V_{OL} = 0.8V \text{ max.}$		-2.0	mA
	Buffer Control Current	V <sub>OH</sub> = 2.0V min.		+20.0	uА
		$V_{OL} = 0.8V \text{ max}.$		-1.2	mA





# CHAPTER 2 PREPARATION FOR USE

#### 2.1 INTRODUCTION

This chapter provides instructions for installing the iSBX 351 Serial MULTIMODULE board onto a host microcomputer. Included are instructions on unpacking and inspection; installation considerations, such as power, cooling, mounting, and size requirements; connector pin assignments; jumper configurations; RS232C and RS422/449 configurations; and installation procedures.

#### 2.2 UNPACKING AND INSPECTION

Inspect the shipping carton immediately upon receipt for evidence of mishandling during transit. If the shipping carton is severely damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is not present when the carton is opened and the contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, contact the Intel Technical Support Center to obtain a Return Authorization Number and further instructions. A purchase order will be required to complete the repair. A copy of the purchase order should be submitted to the carrier with your claim.

It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

#### 2.3 INSTALLATION CONSIDERATIONS

The iSBX 351 Serial MULTIMODULE Board is designed to interface with all Intel Single Board Computers that contain the I/O interface connector required for MULTIMODULE boards. Other installation considerations such as power, cooling, mounting, and physical size requirements, are outlined in the following text.

#### 2.3.1 POWER REQUIREMENT

The power requirement for the MULTIMODULE board depends on the type of interface used. An RS232C application requires that the MULTIMODULE board have +5V ( $\pm\emptyset.25V$ ) at 460 mA maximum,  $\pm12V$ , ( $\pm0.6V$ ) at 30 mA maximum, and ground. An RS422 configuration requires that the MULTIMODULE board have +5V ( $\pm0.25V$ ) at 530 mA maximum and ground. All power is drawn from the host microcomputer via the iSBX bus connector (P1).

#### 2.3.2 COOLING REQUIREMENT

The iSBX 351 Serial MULTIMODULE Board dissipates 43.20 gram-calories/minute (0.17 BTU/minute) and adequate circulation of air must be provided to prevent a temperature rise above 55°C (131°F).

#### 2.3.3 MOUNTING REQUIREMENT

The MULTIMODULE board will mount onto any microcomputer containing an iSBX bus connector and mounting hole.

#### NOTE

The MULTIMODULE board, when installed onto a host microcomputer, overlaps an adjacent card slot, rendering that slot unusable in an iSBC 604/614 cardcage.

#### 2.3.4 PHYSICAL DIMENSIONS

Physical dimensions of the iSBX 351 board are shown in Figure 2-1.

Figure 2-2 shows the clearances for a MULTIMODULE board mounted onto a host microcomputer. Height dimensions shown are maximum.

#### 2.4 CONNECTOR CONFIGURATION

Connector P1 is the MULTIMODULE board interface to the host microcomputer. A pin assignment for connector P1 is found in Table 2-1. Edge connector J1 is the RS232C/RS449 interface for the MULTIMODULE board. Table 2-2 contains a pin assignment listing for RS232C and RS449 applications.




Figure 2-1. Board Dimensions (Inches)

Table 2-1. iSBXTM Bus Connector (P1) Pin Assignment

Pin	Mnemonic	Description	Pin	Mnemonic	Description
35	GND	SIGNAL GROUND	36	+5V	+5 Volts
33	MD0	MDATA BIT 0	34	-	Reserved
31	MD1	MDATA BIT 1	32	-	Reserved
29	MD2	MDATA BIT 2	30	OPT0	OPTION 0
27	MD3	MDATA BIT 3	28	OPT1	OPTION 1
25	MD4	MDATA BIT 4	26	-	Reserved
23	MD5	MDATA BIT 5	24	-	Reserved
21	MD6	MDATA BIT 6	22	MCS0/	M CHIP SELECT 0
19	MD7	MDATA BIT 7	20	MCS1/	M CHIP SELECT 1
17	GND	SIGNAL GROUND	18	+5V	+5 Volts
15	IORD/	IO READ COMMAND	16	MWAIT/	M WAIT
13	IOWRT/	IO WRITE COMMAND	14	MINTRO	M INTERRUPT 0
11	MAO	M ADDRESS 0	12	MINTR1	M INTERRUPT 1
9	MA1	M ADDRESS 1	10	_	Reserved
7	_	Reserved	8	MPST/	M PRESENT
5	RESET	RESET	6	MCLK/	M CLOCK
3	GND	SIGNAL GROUND	4	+5V	+5 Volts
1	+12V	+12 Volts	2	-12V	-12 Volts




Figure 2-2. Mounting Clearance (Inches)

#### **CAUTION**

J1 pin numbers refer to the MULTIMODULE board edge connector only. The pin numbers on the mating connectors may not be the same. For example, pin one on the edge connector may have to connect to pin two on the mating connecter, because of different numbering conventions. Care should be taken to match signal names rather than pin numbers.

Connector J1 Pin Assignment

Pin P	RS232C Pin	iSBX 351** Support	RS232 Name	RS232 Function	RS422 Pin	iSBX 351" Support	RS449 Name	RS449 Function	
1	14		(S) TXD	Secondary Transmit Data	20	YES	RC	Receive Common	
8	-	YES	FG	Frame Ground	-	YES	Shield	Shield	_
က	15		DTE TXC	Transmit Clock	21	k	Spare	Terminal Timing (TT)	
4	2	YES	DXT	Transmit Data	2		SI (I)	Signaling Rate Indicator	
22	16		(S) RXD	Secondary Receive Data	22	YES	SD (N)	Send Data	
120	ო	YES	BXD	Receive Data	က	ķ	Spare (N)	Terminal Timing (TT)	
7	17	YES	RXC	Receive Clock	23		ST (N)	Send Timing	
20	4	YES	RTS	Request to Send	4	YES	(I) QS	Send Data	
თ	18		ı	1	24	YES	RD (N)	Receive Data	
5	2	YES	CTS	Clear to Send	2		ST (I)	Send Timing	
=	19		(S) RTS	Secondary Request to Send	52	YES	HS (N)	Request to Send	
12	9	YES	DSR	Data Set Ready	g	YES	RD (I)	Receive Data	
t	8	YES	DTR	Data Terminal Ready	56	YES	RT (N)	Receive Timing	_
14	7	YES	SG	Signal Ground	7	YES	RS (I)	Request to Send	
5	21		SO	Signal Quality	27	YES	CS (N)	Clear to Send	_
16	60		DCD	Data Carrier Detect	Φ	YES	RT (I)	Receive Timing	_
17	22		æ	Ring Indicator	28		(1) (3)	In Service	
20	6		1	1	Ø	YES	CS (I)	Clear to Send	
61	23	*	. 1	-12V Power	59	YES	OM (N)	Data Mode	_
20	10		1	and a second	10		(()	Local Loopback	
2	24	YES	(TXC)	Ext Transmit Clock	30	YES	TR (N)	Terminal Ready	_
25	7	*	ı	112V Power	11	YES	DM (I)	Data Mode	_
23	25	•	ı	+5V Power	31		RR (N)	Receiver Ready	_
24	12		(S) DCD	Secondary Data Carrier Detect	12	YES	TR (I)	Terminal Ready	
52	S N				. 32		SS (I)	Select Standby	_
56	13		(S) CTS	Secondary Clear to Send	13		RR (I)	Receiver Ready	-
35	N/C				37	YES	SC	Send Common	
38	N/C				18		TM (I)	Test Mode	
37	N/C				S/S		. 1	1	
38	N/C				19	YES	SG	Signal Ground	_
39	N/C				N/C		t	date	
40	N/C				N/C		i	ı	
NOTES: No Red (N) = Ne (I) = II	OTES:  * Non-standard usage of the standard	TES:  * Non-standard usage of this line; used with  * Refer to paragraph 2-17.  ) = Non-inverting signal.  ) = Inverting signal.	used with TTX.		;				
									_

Table 2-3. Jumper Configuration

Desti-	Source Connections										
nation Connec- tions	OUT0	OUT1	OUT2	1.23 MHz	156.3 KHz	Ext RxC	TxRdy	RxRdy	ОРТ0	OPT1	DTRS
RxC	E24-E29	E26-E29	E30-E29*	_	_	E32-E31	1	_	E25-E29	E23-E29	
TxC	E24-E27	E26-E27	E28-E27	_		E32-E27			E25-E27	E23-E27	_
MINTRO	E24-E35	E26-E35	_	_	_	_	E34-E35	E36-E35	_	_ :	_
MINTR1	E24-E33	E26-E33	_	_	_	_	E34-E33	E36-E33	_	_	_
CLK0	_	E26-E18	E30-E18	E19-E18	E17-E18*	E32-E18	-	_	E25-E18	E23-E18	E11-E18
CLK1	E24-E20	-	E30-E20	E19-E20*	E17-E20	E32-E20	- 1	_	E25-E20	E23-E20	E11-E20
OPT0	E24-E25	E26-E25	E30-E25	E19-E25	E17-E25	E32-E25	E34-E25	E36-E25	_	_	E11-E25
OPT1	E24-E23	E26-E23	E30-E23	E19-E23	E17-E23	E32-E23	E34-E23	E36-E23	_	_	E11-E23
GATE0	-	-	-	_	_	_	_		E25-E21	E23-E21	E11-E21
GATE1	-	-	_	_	_	_	_	_	E25-E22	E23-E22	E11-E22
DEN**	-	-	_			_	_	_	E25-E13	E23-E13	E11-E13
DTRD	- 1	- 1	_	_	_	-		_ '	E25-E12	E23-E12	E11-E12

#### NOTES:

\* Factory default includes a jumper from E13 to E14. If DEN is to be used for controlling the output buffers in a Multidrop system, see paragraph 2-10 and Appendix A.

Indicates default jumpers.

Each signal is described in table 2-5.

#### 2.5 JUMPER CONFIGURATION

The MULTIMODULE board contains 30 jumper posts that may be user-configured independently or in pairs to perform many different functions. Table 2-3 lists some connections that perform commonly used functions and lists the "as shipped" (default) configuration of the MULTIMODULE board.

As an example, the OUT clock signals from the 8253 PIT may be used as the Receive or Transmit clock; used to generate interrupt requests (MINTRØ, MINTRI); connected to the option lines (OPTØ, OPTI) for user-defined off-board functions; or used to generate the clock signals (CLKØ, CLKI) for the MULTIMODULE board. Notice that, as the Table shows, not all signals may be interfaced. Table 2-4 lists the descriptions of the signals included in Table 2-3, and lists the source and/or destination of each.

GROUNDING: Jumpers E3 through E1Ø equalize any grounding differences between the power supply, chassis, signal, and data line shield. Factory configuration includes jumpers from E6 to E5, E4 to E3, and E1Ø to E9.

POWER: Jumpers El and E2 are used to supply a +5V (.5A maximum) signal at the RS449 connector (J1), if required by the application.

#### CAUTION

If installing a jumper between E1 and E2, insure that the shorting plug between pins 2 and 15 at socket XU5 is removed. Failure to do so could result in damage to the equipment.

#### Table 2-4. Signal Description

OUTO - This signal is output on pin 10 of the PIT and may be used as an event clock.

OUT1 - This signal is output on pin 13 of the PIT and may be used as an event clock.

OUT2 - This signal is output on pin 17 of the PIT and may be used as an event clock.

1.23 MHz - This signal is generated on-board to clock the PIT.

156.3 KHz — This signal is generated on-board to clock the PIT.

Ext RxC — This clock output from the Multimodule board provides an external receive clock that is synchronous with the clock operating the on-board USART device.

TxRdy — This output from the USART indicates that it is ready to accept a data character for transmission.

RxRdy - This output from the USART indicates that it contains a character ready for input to the CPU.

RxC — This clock controls the rate at which a character is received into the USART.

TxC - This clock controls the rate at which a character is received into the USART.

MINTRO/MINTR1 — These are the interrupt request lines and may be user-configured as required.

CLKO — This clock input to the PIT controls the frequency at which OUT0 is generated.

CLK1 - This clock input to the PIT controls the frequency at which OUT1 is generated.

OPT0/OPT1 - These option lines afford the user some configuration options for the application.

GATEO - This input to the PIT controls the activation of counter 0 (OUT0).

GATE1 — This input to the PIT controls the activation of counter 1 (OUT1).

DTRS - (Data Terminal Ready Source) General purpose output line from USART, active low.

DTRD — (Data Terminal Ready Destination) Modem control line input to interface.

DEN - (Driver Enable) active high control line to RS422 buffers.

BUFFER CONTROL: Jumpers Ell through El4 are used to condition the output buffer devices during RS422 operation. Factory configuration of the jumpers includes a connection from Ell to El2. By installing a jumper between Ell and El3, and removing the connection between Ell and El2, the user can configure the MULTIMODULE board so that the DTR (Data Terminal Ready) line from the USART is connected to control the output buffer device (U2).

Buffer output control may also be accomplished by connecting an option line (OPTØ or OPT1) to El3. This allows the host microcomputer to control the output buffer through a line originating on the host.

The jumper between E13 and E14 connects the enable terms (pin 4 and pin 12 of U2) for the RS422 output buffer together so that both are asserted simultaneously. The iSBX 351 Serial MULTIMODULE Board, as shipped from the factory, may contain either an MC3487 or an AM26LS31 line driver device at location U2. If the MC3487 device is used, the jumper between E13 and E14 must remain. However, if the AM26LS31 device is used, the jumper between E13 and E14 must be removed before installing the buffer control jumper between E11 and E13 or between E13 and an option line.

TIMER CONTROL: Jumpers E21 and E22 allow easy access to the gate inputs to the 8253 PIT. Some applications may require using the gate inputs for controlling the counters. See section 3.5.1.

#### 2.6 RS232C CONFIGURATION

There are several wiring and cabling options available to the user of a MULTIMODULE board in an RS232C (as-shipped) configuration. These options include:

- Addition of user-supplied capacitors to the MULTIMODULE board to control rise/fall time and crosstalk.
- Addition of an optional user-supplied resistor pack (RP5), for preventing break errors.
- Modification for use of an external source as a clock for the the USART.
- Re-wiring of the headers located at DIP sockets XU6 and XU7 to operate the MULTIMODULE board in one of several modes.

The following text gives details on user-supplied capacitors, a user supplied resistor pack, using an external source for clocking the USART, and header wiring for RS232C configuration. Information on cabling for RS232C (and RS422) is contained in section 2.8.

#### 2.6.1 CAPACITOR INSTALLATION

In the RS232C configuration, the MULTIMODULE board includes mounting positions for capacitors C4 through C7, which aid in reducing crosstalk and for controlling the signals' rise and fall times. Exact values of capacitance will depend on the requirements of the application; some applications will not need these capacitors. The capacitors are installed onto the outputs of U3.

#### 2.6.2 BREAK ERROR PROTECTION

The board includes mounting positions for a pull-down resistor pack on the four RS232C input lines. Install the resistor pack (4.7K ohm suggested) at RP5 to prevent break errors and false interrupts when the cable at J1 is removed.

#### 2.6.3 EXTERNAL CLOCKING

An external clock may be connected to the MULTIMODULE board to clock the TXC input on the USART. To utilize this feature, connect the external clock to pin 12 of connector J1, the DSR input pin. Disconnect jumper E27 from E28. The external clock is now present on jumper E15, which may be connected to jumper E27. Notice that the DSR input signal on the USART is now unusable, since it also carries the clock signal.

#### 2.6.4 RS232C HEADER WIRING

Figure 2-3 shows the header wiring for the Data Terminal (as-shipped) mode of the MULTIMODULE board. Re-wiring the header allows use of the MULTIMODULE board in a Data Set (DCE) mode, a Data Terminal (DTE) mode with loopback, or DTE mode.

#### 2.7 RS422 CONFIGURATION

To convert from RS232C (as-shipped) to an RS422 configuration requires substitution of the two header blocks. In addition, there are several optional modifications that the user may perform, including:

- Addition of an optional user-supplied resistor pack (RP2) for termination of the RS422 receivers.
- Re-wiring of the headers to DIP sockets XU4 and XU5 to operate the MULTIMODULE board in one of several modes.
- Configuration of a user-supplied edge connector and flat cable for standard or non-standard RS422 applications.
- Configuration for a multidrop application.

The following text gives details on user-supplied resistor packs and header wiring for the RS422 configuration. Information on cabling for RS422 is contained in section 2.8. For operation of the MULTIMODULE board in an RS422 multidrop application, some special considerations are required, as outlined in Appendix A.

#### 2.7.1 TERMINATION

In some RS422 configurations, the MULTIMODULE board may require an optional user-supplied resistor pack (RP2) to allow proper termination of the signal lines. The resistor pack aids in controlling ringing, crosstalk, and noise pick-up. Actual resistor values are dictated by the requirements of the application, however, a 100 ohm resistance should be acceptable in most situations. Refer to the RS422 specifications for more information. Table 2-5 is a cross reference of manufacturers of compatible resistor packs. Any functional and physical equivalent may be substituted.

Table 2-5. Compatible Resistor Packs

Manufacturer	Part Number		
DALE	CSP08E/SIP08A(01)-XXX		
CTS	750-XXX		
BOURNS	4408R-001-XXX		
BECKMAN	784-1-XXX		
SPRAGUE	216C-PD-XXX		
MEPCO/ELECTRA	S08AZG-XXX		
STACKPOLE	8-7-2-1-XXX		

#### NOTE:

Part numbers specify resistor packs with .100 inch pin center spacing and .350 inch height. In most cases, the part number also specifies a resistor value and tolerance (XXX).

#### 2.7.2 RS422 HEADER WIRING

Figure 2-4 shows some header wiring options available for an RS422 configuration. The RS422 configuration requires that the two headers be located in DIP sockets XU4 and XU5, and that the two headers be wired the same; this accommodates the "A" and "B" circuit requirements of the configuration.




Figure 2-3. Header Wiring for RS232C




Figure 2-4. Header Wiring for RS422

#### 2.8 I/O CABLING

The user-supplied cabling for the MULTIMODULE board varies slightly, according to the mode in which the board is configured. An RS232C configuration requires a 26-pin edge connector, a 25-conductor cable, and a 25-pin RS232C connector. An RS422 configuration requires a 4Ø-pin edge connector, a 37-conductor cable, and a 37-pin RS422 connector.

Table 2-6 lists recommended cable and connector part numbers and manufacturers. Any functionally equivalent parts may be substituted.

Table 2-6. Cable Configuration

Configuration	Mode <sup>2</sup>	Multimodule Edge Connector	Cable	Connector
R\$232C	DTE	26-pin <sup>5</sup> , 3M-3462-0001	3M3-3349/25	25-pin², 3M-3482-1000
RS232C	DCE	26-pin <sup>5</sup> , 3M-3462-0001	3M3-3349/25	25-pin <sup>7</sup> , 3M-3483-1000
RS449	DTE	40-pin <sup>6</sup> , 3M-3464-0001	3M4-3349/37	37-pin¹, 3M-3502-1000
RS449	DCE	40-pin <sup>6</sup> , 3M-3464-0001	3M4-3349/37	37-pin¹, 3M-3503-1000

#### NOTES:

- 1. Cable housing 3M-3485-4000 may be used with the connector.
- 2. DTE Data Terminal mode (male connector), DCE Data Set mode (female connector).
- 3. Cable is tapered at one end to fit the 3M-3462 connector.
- 4. Cable is tapered to fit 3M-3464 connector.
- 5. Pin 26 of the edge connector is not connected to the flat cable.
- 6. Pins 37, 39, and 40 of the edge connector are not connected to the flat cable.
- 7. May be used with cable housing 3M-3485-1000.

When assembling the RS232C cable, ensure that pin 25 of the 3M-3462 connector is <u>not</u> connected to a cable conductor, and ensure that pin 1 of both connectors is connected together. Reference Figure 2-5.

When assembling the RS449 cable, ensure that pins 37,39, and 40 of the 3M-3464 connector are not connected to a cable conductor, and ensure that pin 1 of both connectors is connected together. Reference Figure 2-6.

#### NOTE

In an RS422 configuration, the Terminal Timing (TT) signals are on non-standard pins at the MULTIMODULE board edge connector. They may be used "as is" or with a special user-supplied cable that converts the non-standard pin-out to standard.




Figure 2-5. RS232C Cabling

#### 2.9 INSTALLATION PROCEDURE

The iSBX 351 Serial MULTIMODULE board mounts onto the host microcomputer. Install the board as follows:

- 1. With one 6/32 screw, secure the 1/2 inch nylon spacer to the host microcomputer as shown in Figure 2-7.
- 2. Locate pin 1 on the iSBX bus connector (P1) and align it with pin 1 of any available iSBX bus connector on the host microcomputer.
- 3. Align the MULTIMODULE board mounting hole with the spacer on the host microcomputer. Reference Figure 2-1 for hole location.
- 4. Gently press the two boards together until the connector seats.
- 5. Fasten the MULTIMODULE board to the spacer with the 6/32 nylon screw.




Figure 2-6. RS422/449 Cabling




Figure 2-7. Mounting Technique

•



# CHAPTER 3 PROGRAMMING INFORMATION

#### 3.1 INTRODUCTION

This chapter lists the programming information for the iSBX 351 Serial MULTIMODULE board. Included is information on I/O addressing, system initialization, 8251A USART programming and 8253 PIT programming.

More programming information for the 8251A and 8253 is located in the Microprocessor and Peripheral Handbook, Order Number: 210844.

#### 3.2 I/O ADDRESSING

The microprocessor on the host microcomputer communicates with the programmable chips through a sequence of I/O Read and I/O Write Commands. Each of these chips recognizes eight separate hexadecimal I/O addresses that are used to control the various programmable functions.

Using an 8-bit host microcomputer as an example, Table 3-1 shows that an I/O read command to address X1, X3, X5 or X7 will read the status of the 8251A USART. That I/O address also activates the MCSØ/ signal. The X digit is dependent on and reserved by the host microcomputer.

Using a 16-bit host microcomputer as an example, Table 3-1 shows that an I/O read command to address Y2, Y6, YA or YE will read the status of the 8251A USART. That I/O address also activates the  $MCS\emptyset/$  signal. The Y and Z digit is dependent on and reserved by the host microcomputer.

#### NOTE

The MULTIMODULE board I/O functions are not accessible to another bus master via the MULTIBUS connection.

#### 3.3 SYSTEM INITIALIZATION

When power is initially applied to the system, a reset (RESET) signal is generated by the host microcomputer to "reset" the 8251A USART to an "idle" mode, waiting for a set of Initialization Words to program the desired function. The 8253 PIT is not affected by the RESET signal. Reset may also be generated under other conditions as defined by the host.

#### PROGRAMMING INFORMATION

Table 3-1. I/O Addressing

I/O address for an 8-bit host	I/O Address for a 16-bit host	Chip Select	Function
XØ, X2, X4 or X6	YØ, Y4, Y8, or YC	8251A USART	Write: Data Read: Data
X1, X3, X5 or X7	Y2, Y6, YA, or YE	MCSØ/ Activated (True)	Write: Mode or Command Read: Status
X8 or XC	ZØ or Z8	8253 PIT	Write: Counter Ø Load Count (N) Read: Counter Ø
X9 or XD	Z2 or ZA	1	Write: Counter 1 Load Count (N) Read: Counter 1
XA or XE	Z4 or ZC		Write: Counter 2 Load Count (N) Read: Counter 2
XB or XF	Z6 or ZE		Write: Control Read: None

Notes: X = The iSBX base address that activates MCSØ/ & MCS1/ for an 8-bit host.

Y = The iSBX base address that activates MCSØ/ for a 16-bit host.

Z = The iSBX base address that activates MCS1/ for a 16-bit host.

The first digit, X, Y, or Z, is always a variable, since it will depend on the type of host microcomputer used. Refer to the Hardware Reference Manual for your host microcomputer to determine the first digit of the I/O base address.

#### 3.4 8251A USART PROGRAMMING

The USART converts parallel output data into virtually any serial output data format (including IBM Bi-Sync) for half- or full-duplex operation. The USART also converts serial input data into parallel data format.

Prior to transmitting or receiving data, the USART must be loaded with a set of control words. These control words, which define the complete functional operation of the USART, must immediately follow a reset (internal or external). The control words are either a Mode instruction or a Command instruction.

# 3.4.1 MODE INSTRUCTION FORMAT

The Mode instruction word defines the general characteristics of the USART and must follow a reset operation. Once the Mode instruction word has been written into the USART, sync characters or command instructions may be inserted. The Mode instruction word defines the following:

- a. For Sync Mode:
  - (1) Character Length
  - (2) Parity enable
  - (3) Even/odd parity generation and check
  - (4) External sync detect (not supported by iSBX 351 board)
  - (5) Single or double character sync
- b. For Async Mode:
  - (1) Baud rate factor (X1, X16, or X64)
  - (2) Character length
  - (3) Parity enable
  - (4) Even/odd parity generation and check
  - (5) Number of stop bits

## NOTE

When programming for the Async mode, the XI baud rate factor is only valid if the clocks of the receiver and transmitter are synchronized (i.e., for isosynchronous applications).

Instruction word and data transmission formats for synchronous and asynchronous modes are shown in Figures 3-1 through 3-4.

## 3.4.2 SYNC CHARACTERS

Sync characters are written to the USART in the synchronous mode only. The USART can be programmed for either one or two sync characters; the format of the sync characters is at the option of the programmer.




Figure 3-1. USART Synchronous Mode Instruction Word Format




Figure 3-2. USART Synchronous Mode Transmission Format




Figure 3-3. USART Asynchronous Mode Instruction Word Format




Figure 3-4. USART Asynchronous Mode Transmission Format

#### 3.4.3 COMMAND INSTRUCTIONS FORMAT

The command instruction word shown in Figure 3-5 controls the operation of the addressed USART. A Command instruction must follow the mode and/or sync words and, once the Command instruction is written, data can be transmitted or received by the USART.

It is not necessary for a Command instruction to precede all data transactions, only those transmissions that require a change in the Command instruction. An example is a change in the enable transmit bit or enable receive bit. Command instructions can be written to the USART at any time after one or more data operations.

After initialization, always read the chip status and check for the TXRDY bit prior to writing data words to the USART. This ensures that any prior input is not overwritten and lost. Note that issuing a Command instruction with bit 6 (IR) set will return the USART to the Mode instruction format.

#### **3.4.4 RESET**

To change the Mode instruction word, the USART must receive a Reset command. The next word written to the USART after a Reset command is assumed to be a Mode instruction. Similarly, for sync mode, the next word after a Mode instruction is assumed to be one or more sync characters. All control words written into the USART after the Mode instruction (and/or the sync character) are assumed to be Command instructions.

#### 3.4.5 INITIALIZATION

A typical USART initialization and I/O data sequence is presented in Figure 3-6. The USART chip is initialized in four steps:

- 1. Reset USART to Mode instruction format.
- 2. Write Mode instruction word. One function of mode word is to specify synchronous or asynchronous operation.
- 3. If synchronous mode is selected, write one or two sync characters as required.
- 4. Write Command instruction word.

## NOTE

This reset procedure should be used only if the USART has been completely initialized, or if the initialization procedure has reached the point that the USART is ready to receive a different Command word. For example, if the reset command is written when the initialization sequence calls for a sync character, then subsequent programming will be in error.

Next, write a Mode instruction word to the USART. (See Figures 3-1 through 3-4.) A typical subroutine for writing both Mode and Command instructions is given in Table 3-2.

If the USART is programmed for the synchronous mode, write one or two sync characters depending on the transmission format.

Finally, write a Command instruction word to the USART. Refer to Figure 3-5 and Table 3-2.

#### 3.4.6 OPERATION

Normal operating procedures use data I/O read and write, status read, and Command instruction write operations. Programming and addressing procedures for the above are summarized in the following sections.

## NOTE

After the USART has been initialized, always check the status of the TXRDY bit prior to writing data to the USART. The TXRDY bit must be true to prevent overwriting and subsequent loss of data words. The TXRDY bit is inactive until initialization has been completed; therefore, do not check TXRDY until after the command word, which concludes the initialization procedure, has been written.

Prior to any operating change, a new command word must be written with command bits changed as appropriate. (Refer to Figure 3-5 and Table 3-2).

Table 3-2. Typical USART Mode or Command Instruction Subroutine

CMD2 OUTPUTS CONTROL WORD FROM A TO THE USART. ;USES-A, STAT; DESTROYS-NOTHING. **PUBLIC** CMD2, INIT **EXTRN** STAT, BASAD CMD2; **PUSH PSW** LP: CALL STAT ANI 1 ;CHECK TXRDY JΖ LP ;TXRDY MUST BE TRUE POP **PSW** INIT: ;ENTER HERE FOR INITIALIZATION (TXRDY IS NOT CHECKED). OUT ;OUTPUT TO COMMAND PORT (BASE ADDRESS + 1). LOW BASAD + 1 RET **END** 

## Table 3-3. Typical USART Data Character Read Subroutine

:RX1 READS DATA CHARACTER FROM USART INTO A. ;USES-STAT; DESTROYS-A, FLAGS. **PUBLIC** RX1, RX1A **EXTRN** STAT, BASAD RX1: CALL STAT ANI :CHECK FOR RXRDY JΖ RX1 RX1A: ENTER HERE IF RXRDY IS TRUE (RXRDY IS NOT CHECKED). IN LOW BASAD + 0 (INPUT FROM DATA PORT (BASE ADDRESS) RET **END** 

## Table 3-4. Typical USART Data Character Write Subroutine

;TX1 WRITES DATA CHARACTER FROM REG A TO USART. ;USES-A, STAT; DESTROYS-FLAGS. PUBLIC TX1, TX1A **EXTRN** STAT, BASAD TX1: **PUSH PSW SAVE DATA** TX11: CALL STAT ANI CHECK FOR TXRDY JΖ **TX11** POP **PSW** TX1A: ENTER HERE IF TXRDY IS TRUE (TXRDY IS NOT CHECKED). OUT LOW BASAD + 0 (OUTPUT TO DATA PORT (BASE ADDRESS) RET **END** 

#### Table 3-5. Typical USART Status Read Subroutine

;STAT READS STATUS FROM USART INTO A.
;USES-NOTHING; DESTROYS-A.

PUBLIC STAT
EXTRN BASAD

;STAT IN LOW BASAD + 1 ;GET STATUS (BASE ADDRESS + 1)
RET
END

# 3.4.6.1 Data Input/Output

For data receive or transmit operations perform a read or write, respectively, to the USART. Tables 3-3 and 3-4 provide examples of typical character read and write subroutines.

During normal transmit operation, the USART generates a Transmit Ready (TXRDY) signal that indicates that the USART is ready to accept a data character for transmission. TXRDY is automatically reset when the CPU loads a character into the USART.

Similarly, during normal receive operation, the USART generates a Receive Ready (RXRDY) signal that indicates that a character has been received and is ready for input to the CPU. RXRDY is automatically reset when a character is read by the CPU.

The TXRDY and RXRDY outputs of the USART are available to a priority interrupt jumper matrix on the host microcomputer. If, for instance, TXRDY and RXRDY are input to an 8259A PIC, the PIC resolves the priority and drives the INTR input high to the CPU. TXRDY and RXRDY are also available in the status word. (Refer to the next section).

## 3.4.6.2 Status Read

The CPU can determine the status of the serial I/O port by issuing an I/O Read Command to the upper (odd) address (X1) of the USART chip. The format of the status word is shown in Figure 3-7. A typical status read subroutine is given in Table 3-5.

# 3.5 8253 PIT PROGRAMMING

A 22.1184-MHz crystal oscillator supplies the basic clock frequency for the programmable chips. This clock frequency is divided by 18 and 144 to produce two jumper-selectable clocks: 1.2288 MHz and 153.6 KHz. These clocks are available for the clock input of counters Ø, 1, and 2 of the 8253 PIT. The default (factory connected) and optional jumpers for selecting the clock inputs to the three counters are listed in Table 2-4.

Default jumpers connect Counters 1 and 2 to the 1.2288 MHz clock and connect Counter Ø to the 153.6 KHz clock. Counter 2 generates a baud rate for the USART. Counters Ø and 1 may be cascaded or used separately to provide real-time interrupts, an event clock, or a count out clock to the host microcomputer.

Before programming the 8253 PIT, ascertain the input clock frequency and the output function of each of the three counters. These factors are determined and established by the user during the installation.




Figure 3-7. USART Status Read Format

# 3.5.1 MODE CONTROL WORD AND COUNT

All three counters must be initialized separately prior to their use. The initialization for each counter consists of two steps:

- 1. A mode control word (Figure 3-8) is written to the control register for each individual counter.
- 2. A down-count number is loaded into each counter; the number is in one or two 8-bit bytes as determined by the mode control word.

The mode control word (Figure 3-8) does the following:

- a. Selects counter to be loaded.
- b. Selects counter operating mode.




Figure 3-8. PIT Control Word Format

- c. Selects one of the following four counter read/load functions:
  - (1) Counter latch (for stable read operation).
  - (2) Read or load most-significant byte only.
  - (3) Read or load least-significant byte only.
  - (4) Read or load least-significant byte first, then most-significant byte.
- d. Sets counter for either binary or BCD count.

The mode control word and the count register bytes for any given counter must be entered in the following sequence:

- 1. Mode control word.
- 2. Least-significant count register byte.
- 3. Most-significant count register byte.

As long as the above procedure is followed <u>for each counter</u>, the chip can be programmed in any convenient sequence. For example, mode control words can be loaded into each of the three counters, followed by the least-significant byte, etc. Figure 3-9 shows the two programming sequences.

#### **PROGRAMMING FORMAT**

#### Step

1		Mode Control Word Counter n
2	LSB	Count Register Byte Counter n
3	MSB	Count Register Byte Counter n

# **ALTERNATE PROGRAMMING FORMAT**

Step

	Mode Control Word Counter 0
	Mode Control Word Counter 1
	Mode Control Word Counter 2
LSB	Counter Register Byte Counter 1
MSB	Count Register Byte Counter 1
LSB	Count Register Byte Counter 2
MSB	Count Register Byte Counter 2
LSB	Count Register Byte Counter 0
MSB	Count Register Byte Counter 0
	MSB LSB MSB

450-18

Figure 3-9. PIT Programming Sequence Examples

Since all counters in the PIT chip are down-counters, the value loaded in the count registers is decremented. Loading all zeroes into a count register results in a maximum count of  $2^{16}$  for binary numbers or  $10^4$  for BCD numbers.

When a selected count register is to be loaded, it <u>must</u> be loaded with the number of bytes programmed in the mode control word. One or two bytes can be loaded, depending on the appropriate down-count. These two bytes can be programmed at any time following the mode control word, as long as the correct number of bytes is loaded in order.

The count mode selected in the control word controls the counter output. As shown in Figure 3-8, the PIT chip can operate in any of six modes:

- Mode Ø: Interrupt on terminal count. In this mode, Counters Ø and 1 can be used for auxiliary functions such as generating real-time interrupt intervals. After the count value is loaded into the count register, the counter output goes low and remains low until the terminal count is reached. The output then goes high until either the count register or the mode control register is re-loaded.
- Mode 1: Programmable one-shot. In this mode, the output of Counter Ø and/or Counter 1 will go low on the count following the rising edge of the respective gate input. The output will go high on the terminal count. If a new count value is loaded while the output is low, it will not affect the duration of the one-shot pulse until the succeeding trigger. The current count can be read at any time without affecting the one-shot pulse. The one-shot is re-triggerable, hence the output will remain low for the full count after any rising edge of the gate input.
- Mode 2: Rate generator. In this mode, the output of counter Ø and/or Counter 1 will be low for one period of the clock input. The period from one output pulse to the next equals the number of input counts in the count register. If the count register is reloaded between output pulses, the present period will not be affected but the subsequent period will reflect the new value. The gate input, when low, will force the output high. When the gate input goes high, the counter will start from the initial count. Thus, the gate input can be used to synchronize the counter. When Mode 2 is set, the output will remain high until after the count register is loaded; thus, the count can be synchronized by software.
- Mode 3: Square wave generator. Mode 3, which is the primary operating mode for Counter 2, is used for generating Baud rate clock signals. In this mode, the counter output remains high until one-half of the count value in the count register has been decremented (for even numbers). The output then goes low for the other half of the count. If the value in the count register is odd, the counter output is high for (N + 1)/2 counts ,and low for (N -1)/2 counts.

Mode 4: Software triggered strobe. After this mode is set, the output will be high. When the count is loaded, the counter begins counting. On terminal count, the output will go low for one input clock period and then go high again. If the count register is re-loaded between output pulses, the present count will be be affected, but the subsequent period will reflect the new value. The count will be inhibited while the gate input is low. Reloading the count register will re-start the counting for the new value.

Mode 5: Hardware triggered strobe. The counter will start counting on the rising edge of the gate input and the output will go low for one clock period when the terminal count is reached. The counter is re-triggerable; the output will not go low until the full count after the rising edge of the gate input.

Table 3-6 provides a summary of the counter operation versus the gate inputs. The gate inputs to counters  $\emptyset$  and 1 are tied high by default jumpers; these gates may optionally be controlled by a user-defined source. The gate input to Counter 2 is tied high and not optionally controlled.

Table 3-6. PIT Counter Operation Versus Gate Inputs

Signal Status Modes	Low Or Going Low	Rising	High
0	Disables counting	_	Enables counting
1	_	Initiates     counting     Resets output     after next clock	_
2	Disables counting     Sets output high immediately	Initiates counting	Enables counting
3	Disables counting     Sets output high immediately	Initiates counting	Enables counting
4	Disables counting	-	Enables counting
5	_	Initiates counting	_

#### 3.5.2 INITIALIZATION

To initialize the PIT chip, perform the following:

- Write the mode control word for counter Ø to address XB. Note that <u>all</u> mode control words are written to XB, since the mode control word must specify which counter is being programmed. (Refer to Figure 3-8.) Table 3-7 provides a sample subroutine for writing mode control words to all three counters.
- 2. Assuming mode control word has selected a 2-byte load, load least-significant byte of count into counter Ø at X8 (Count value to be loaded is described in section 3.5.4.2). Table 3-8 provides a sample subroutine for loading 2-byte count values.
- 3. Load most-significant byte of count into Counter Ø at X8.

## NOTE

Be sure to enter the downcount in two bytes if the counter was programmed for a two-byte entry in the Mode control word. Similarly, enter the downcount value in BCD if the counter was so programmed.

4. Repeat steps 1, 2, and 3 for Counters 1 and 2.

#### 3.5.3 OPERATION

The following sections describe operating procedures for a counter read, clock frequency/divider ratio selection, and interrupt timer count selection.

### 3.5.3.1 Counter Read

There are two methods that can be used to read the contents of a particular counter. The first method involves a simple read of the desired counter. The only requirement with this method is that, in order to ensure a stable count reading, the desired counter must be <u>inhibited</u> by controlling its gate input. Only counter Ø and Counter 1 can be read using this method because the gate input to Counter 2 is not controllable.

The second method allows the counter to be read "on-the-fly". The recommended procedure is to use a mode control word to latch the contents of the count register; this ensures that the count reading is accurate and stable. The latched value of the count can then be read.

## NOTE

If a counter is read during count, it is mandatory to complete the read procedure; that is, if two bytes were programmed to the counter, then two bytes <u>must</u> be read before any other operations are performed with that counter.

To read the count of a particular counter, proceed as follows (a typical counter read subroutine is given in Table 3-9):

- 1. Write counter register latch control word (Figure 3-10) to XB. Control word specifies desired counter and selects counter latching operation.
- 2. Perform a read operation of desired counter; refer to Table 3-1 for counter addresses.

## NOTE

Be sure to read one or two bytes, whichever was specified in the initialization mode control word. For two bytes, read in the order specified.

Table 3-7. Typical PIT Control Word Subroutine


INTTMR INITIALIZES COUNTERS 0, 1, 2. COUNTERS 0 AND 1 ARE INITIALIZED AS INTERRUPT TIMERS. COUNTER 2 IS INITIALIZED AS BAUD RATE GENERATOR. ;ALL THREE COUNTERS ARE SET UP FOR 16-BIT BINARY OPERATION. ;USES-NOTHING; DESTROYS-A. PUBLIC INTTMR **EXTRN** BASAD :MODE CONTROL WORD FOR COUNTER 0 A.30H INTTMR: IVM OUT LOW BASAD + 0BH ;BASE ADDRESS + 11 MVI A,70H **;MODE CONTROL WORD FOR COUNTER 1** ;BASE ADDRESS + 11 OUT LOW BASAD + 0BH **MODE CONTROL WORD FOR COUNTER 2** A,B6H MVI LOW BASAD + 0BH :BASE ADDRESS + 11 OUT RET **END** 

Table 3-8. Typical PIT Count Value Load Subroutine

¡LOADO LOADS COUNTER O FROM D & E, D IS MSB, E IS LSB. :USES-D,E; DESTROYS-A. **PUBLIC** LOAD 0 **BASAD EXTRN** :GET LSB MOV A,E LOADO: ;BASE ADDRESS + 8 OUT LOW BASAD + 8 MOV :GET MSB A.D ;BASE ADDRESS + 8 LOW BASAD + 8 OUT RET **END** 

Table 3-9. Typical PIT Counter Read Subroutine

:READ 1 READS COUNTER 1 ON-THE-FLY INTO D & E, MSB IN D, LSB IN E. ;USES-NOTHING; DESTROYS-A, D, E. PUBLIC READ 1 **EXTRN BASAD** MODE WORD FOR LATCHING COUNTER 1 VALUE READ1: MVI A,40H LOW BASAD + 0BH ;BASE ADDRESS + 11 OUT LOW BASAD + 9 :LSB OF COUNTER, BASE ADDRESS + 9 IN MOV E,A IN LOW BASAD + 9 ;MSB OF COUNTER, BASE ADDRESS + 9 RET END



450-19A

Figure 3-10. PIT Counter Register Latch Control Word Format

## 3.5.3.2 Clock Frequency/Divide Ratio Selection

The timer's input clock frequencies are divided by it's internal counters to generate two interrupt outputs (Counter's Ø and 1 by jumpering), and an 8251A Baud Rate Clock (Counter 2 by default jumpering). Table 1-1 lists the counter output frequency relevant to a selected Baud rate and Multiplier (M = X1, X16, or X64).

Each counter must be programmed with a downcount number, or count value N. When count value N is loaded into a counter, it becomes the clock divisor. To derive N for either synchronous or asynchronous RS232C or RS422 operation, use the procedures described in the following paragraphs.

SYNCHRONOUS MODE. In the synchronous mode, the TXC and/or RXC rates equal the Baud rate (multiplier is X1). Therefore the count value is determined by:

$$N = C/B$$

where:

N is the count value,

B is the desired Baud rate, and

C is 1.23 MHz, the input clock frequency.

Thus for a 4800 Baud rate, the required count value (N) is:

$$1.23 \times 10^6$$
 $N = ---- = 256$ 
 $4800$ 

If the binary equivalent of count value N = 256 is loaded into Counter 2, then the output frequency is 4800 Hz, which is the desired clock rate for synchronous mode operation.

ASYNCHRONOUS MODE. In the asynchronous mode, the TXC and/or RXC rates equal the Baud rate times the X1, X16, or X64 multiplier. Therefore, the count value is determined by:

N = C/BM

where:

N is the count value,

B is the desired Baud rate,

M is the Baud rate multiplier (1, 16, or 64) and

C is 1.23 MHz, the input clock frequency.

Thus, for a 4800 Baud rate with M = 16, the required count value (N) is:

$$N = \frac{1.23 \times 10^6}{-----} = 16$$

$$4800 \times 16$$

If the binary equivalent of count value N=16 is loaded into Counter 2, then the output frequency is  $4800 \times 16$  Hz, which is the desired clock rate for asynchronous mode operation. Count values (N) versus rate multiplier (M) for each Baud rate are listed in Table 3-10.

## NOTE

During initialization, be sure to load the count value (N) into the appropriate PIT counter and the Baud rate multiplier (M) into the 8251A USART.

Table 3-10. PIT Count Value Versus Rate Multiplier for Each Baud Rate

Baud Rate	*Count Value (N) For				
(B)	M = 1	M = 16	M = 64		
75	16384	1024	256		
110	11171	698	175		
150	8192	512	128		
300	4096	256	64		
600	2048	128	32		
1200	1024	64	16		
2400	512	32	8		
4800	256	16	4		
9600	128	8			
19200	64	4	l		
38400	32				
64000	19				

<sup>\*</sup> Count Values (N) assume clock is 1.23 MHz. Count Values (N) and Rate Multipliers (M) are in decimal.

## 3.5.3.3 Rate Generator/Interval Timer

Table 3-11 shows the maximum and minimum rate generator frequencies and timer intervals for Counters  $\emptyset$  and 1 when these counters, respectively, have 1.23 MHz and 153.6 KHz clock inputs. The table also provides the maximum and minimum generator frequencies and time intervals that may be obtained by connecting Counters  $\emptyset$  and 1 in series.

Table 3-11. PIT Rate Generator Frequencies and Timer Intervals

	Single Timer <sup>1</sup> (Counter 0)		Single Timer <sup>2</sup> (Counter 1)		Dual Timer <sup>3</sup> (0 and 1 in Series)	
	Minimum	Maximum	Minimum	Maximum	Minimum	Maximum
Rate Generator (Frequency)	18.76 Hz	614.4 kHz	2.34 Hz	76.8 kHz	0.000286 Hz	307.2 kHz
Real-Time Interrupt (Interval)	1.63 μsec	53.3 msec	13.0 µsec	426.7 msec	3.26 µsec	58.25 minutes

#### NOTES:

- 1. Assuming a 1.23-MHz clock input
- 2. Assuming a 153.6-kHz clock input.
- 3. Assuming Counter 0 has 1.23-MHz clock input.

# 3.5.3.4 Interrupt Timer

To program an interval timer for an interrupt on terminal count, program the appropriate timer for the correct operating mode (Mode  $\emptyset$ ) in the control word. Reference Table 3-12. Then load the count value (N), which is derived by:

$$N = TC$$

where:

N is the count value for Counter  $\emptyset$ ,

T is the desired interrupt time interval in seconds, and

C is the internal clock frequency (Hz).

Thus, for an interrupt time interval of 10 usec, the required count value (N) is:

$$N = (10 \times 10^6) (1.23 \times 10^6) = 12$$

Table 3-12 shows the count value (N) required for several time intervals (T) that can be generated for Counters  $\emptyset$  and 1.

Table 3-12. PIT Timer Intervals Versus Timer Counts

T	N*
100 µsec	123
1 msec	1229
10 msec	12288
50 msec	61440

## 3.5.3.5 Counter Cascading

When two timers are cascaded, the first counter should be set up for mode 3. The second counter should be set up in either mode Ø (for an interrupt timer) or mode 3 (for a rate generator). The output of the first counter is then connected to the input clock of the second counter. The time interval obtained from the second counter alone is multiplied by the value loaded into the first counter.

# 3.5.3.6 Counter Configuration

The two counters on the MULTIMODULE board (Counter Ø and Counter 1) are available for user-configuration to operate an off-board application. By properly configuring the OPTØ, OPT1, MINTRØ, or MINTR1 jumpers, the OUTØ

and OUT1 clock outputs can be available to the host microcomputer. Refer to Table 2-4 for the jumper configuration. Recall that CLKØ, CLK1, GATEØ, and GATE1 must be jumpered properly to allow Counter Ø and Counter 1 to begin operation.



# CHAPTER 4 PRINCIPLES OF OPERATION

# 4.1 INTRODUCTION

This chapter provides a functional description and circuit analysis of the iSBX 351 Serial MULTIMODULE Board. The functional description includes details on the interface signals between the MULTIMODULE board and the host microcomputer, the clock generation hardware, and the receivers and drivers on the MULTIMODULE board. Figure 4-1 shows a Block Diagram of the MULTIMODULE board.

# 4.2 ISBXTH BUS INTERFACE

The interface between the host microcomputer and the MULTIMODULE board consists of several signals that are defined in the following paragraphs. Each signal may be found in the schematic diagram included as Figure 5-2 in this manual.

RESET (Reset). This input signal to the 8251A USART places the USART chip into the IDLE mode until it receives a new set of control words.

MAØ (Address Bit Ø). This input signal to the 8251A USART and to the 8253 is used in conjunction with IORD/ and IOWRT/ signals to define which register on the 8251A or the 8253 is addressed. For the USART, the data register is selected when the address bit is low, and the Command/Status register when high.

MA1 (Address Bit 1). This active high input signal to the 8253 is used in conjunction with MAØ to select one of the three counters to be operated on or to address the control word register for mode selection.

IORD/ (Read). This active low input to the MULTIMODULE board performs one of two functions depending on the chip selected. When low, IORD/ informs the 8251A that the host microcomputer is reading data or status, and it informs the 8253 that the host microcomputer is reading the value of a counter.

IOWRT/ (Write). This active low input to the MULTIMODULE board may perform one of two functions dependent on chip select. When low, IOWRT/ informs the 8251A that the host microcomputer is writing data or control words. IOWRT/ also informs the 8253 that the host microcomputer is outputting mode information or loading counters.

MCSØ/ (Chip Select). This active low input to the 8251A USART enables it to perform read and write operations. When MCSØ/ is high, the USART data bus is held in a float state and the IORD/ and IOWRT/ signals do not effect the USART.

MCS1/ (Chip Select). This active low input to the 8253 PIT enables it to perform read and write operations. However, MCS1/ has no effect on the operation of the internal counters in the 8253.

## PRINCIPLES OF OPERATION

MDØ-MD7 (Bidirectional Data Bus). These active high I/O lines are the MULTIMODULE boards' tie-in to the host microcomputer data bus. MDØ through MD7 transfers data, commands, and status between the MULTIMODULE board and the host microcomputer.

MINTRØ, MINTR1 (Interrupt request lines). These active high output lines may be jumpered to OutØ or Outl on the 8253, or to TXRDY on the 8251A. Refer to Table 2-3.

OPTØ, OPT1 (Option lines). These active high I/O lines are included to give the MULTIMODULE board greater functional flexibility. These lines may be user-defined for special functions. Refer to Table 2-3.

## 4.3 CLOCK CIRCUITRY

The MULTIMODULE board includes an 8224 Clock Generator chip that creates a 2.46 MHz output from a 22.1148 MHz crystal input. The output is then passed through a 74LS161 Synchronous Four-Bit Counter which generates a 1.23 MHz and a 153.6 KHz clock to drive the 8253 PIT. The clock output frequency labeled OUT2, which is produced by the 8253 PIT, will vary according to the configuration and programming of the PIT chip. Tables 1-1 and 3-10 list some typical clock frequencies available from the 8253 and shows how those clock frequencies translate to baud rate at the 8251 USART.

The two remaining output clock frequencies (OUT  $\emptyset$  and 1) from the 8253 PIT are jumper selectable to generate interrupts for the MULTIMODULE board, connect to the option lines, or to use as a clock to another counter.

Besides using OUT 2 from the PIT to clock the USART, an external source can be applied. The external clock is introduced to the board via the DSR pin on J1, the serial I/O connector. Jumper post E15 then carries the signal, and is wire-wrapped to the jumper post where the signal is needed. The DSR pin is then unusable, since it also carries the external clock signal.

## 4.4 RECEIVER/DRIVERS

The 3486 (U1) is the receiver which accepts a differential input and converts it into a TTL signal. The input can be either a RS422 or RS232C signal.

The 3487 (U2) is the driver which converts a TTL signal to the differential signal required by RS422. The 1488 (U3) is a driver which converts a TTL level to the voltage levels required by RS232C. The outputs of this chip may be tied to ground through a calculated capacitor to control the rise/fall time of the signal or reduce crosstalk.

# PRINCIPLES OF OPERATION




Figure 4-1. iSBX<sup>m</sup> 351 Block Diagram

\*\*\*

4-3



# CHAPTER 5 SERVICE INFORMATION

# 5.1 INTRODUCTION

This chapter provides service diagrams, and service and repair assistance instructions for the iSBX 351 Serial MULTIMODULE Board.

# 5.2 SERVICE DIAGRAMS

The parts location diagram and schematic diagram are provided in Figures 5-1 and 5-2, respectively. On the schematic diagram, a signal mnemonic that ends with a slash (e.g., MSC1/) is active low. Conversely, a signal mnemonic without a slash (e.g., OPT1) is active high.

# 5.3 SERVICE AND REPAIR ASSISTANCE

United States customers can obtain service and repair assistance by contacting the Intel Product Service Marketing Administration in Phoenix, Arizona. Customers outside the United States should contact their sales source (Intel Sales Office or Authorized Distributor) for service information and repair assistance.

Before calling the Product Service Marketing Administration, you should have the following information available:

- a. The date on which you received the product.
- b. The complete model number (including dash number) and serial number for the product. These numbers are stamped onto the printed circuit boards.
- c. Your shipping and billing addresses.
- d. A purchase order number for billing purposes if your Intel product warranty has expired.
- e. Extended warranty agreement information, if applicable.

Use the following numbers for contacting the Intel Product Service Marketing Administration group:

Regional Telephone Numbers



Western Region: 602-869-4951 Midwestern Region: 602-869-4392

TWX Number: 910-951-1330

Eastern Region: 602-869-4045 International: 602-869-4862

#### SERVICE INFORMATION

Always contact the Product Service Marketing Administration group before returning a product to Intel for service or repair. You will be given a "Repair Authorization Number", shipping instructions, and other important information which will help Intel provide you with fast, efficient service. If the product is being returned because of damage sustained during shipment from Intel, or if the product is out of warranty, a purchase order is necessary in order for the MCSD Technical Support Center to initiate the repair.

In preparing the product for shipment to Intel, use the original factory packaging material, if available. If the original packaging is not available, wrap the product in a cushioning material such as Air Cap TH-24Ø (or equivalent) manufactured by the Sealed Air Corporation, Hawthorne, N.J., and enclose in a heavy-duty corrugated shipping carton. Seal the carton securely, mark it "FRAGILE" to ensure careful handling, and ship it to the address specified by Product Service Marketing Administration group.




Figure 5-1. iSBX™ 351 Serial MULTIMODULE™ Parts Location Diagram

## SERVICE INFORMATION





Figure 5-2. iSBX™ 351 Serial MULTIMODULE™ Schematic Diagram (Sheet 1 of 2)

# SERVICE INFORMATION DESCRIPTION DET DATE CHK DATE APVD DATE A ECO 40-4181 R. TRONG 6/24/83 KA 3/5/64 JAG. 47/M 10 SEE WIRE LIST 5-FARSIDE NOTES; UNLESS OTHERWISE SPECIFIED: I, ASSEMBLY PART NUMBER IS 14604C-001. 2. THIS DOCUMENT, PARTS LIST, AND WIRE LIST ARE TRACKING DOCUMENTS. 3. MAXIMUM HEIGHT OF COMPONENTS SHALL BE .40 INCH FROM BOARD SURFACE. 4. MAXIMUM HEIGHT OF LEADS ON SOLDER SIDE SHALL BE .09 NCH FROM BOARD SURFACE. SHALL BE .09 INCH FROM BOARD SURFACE. VARY "PBA", PART NUMBER, AND SERIAL NUMBER IN CONTRASTING PERVANENT COLOR, NON - CONDUCTIVE, .08 NCH HIGH MINIMUM CHARACTERS APPROXIMATELY WHERE SHOWN, PLACE LABEL SO THAT IC PADS ARE FREE OF LABEL AND ADHESIVE. MARK ASSEMBLY VENDOR ID IN CONTRASTING PERMANENT COLOR, NON - CONDUCTIVE, .06 INCH HIGH MINIMUM CHARACTERS APPROXIMATELY WHERE SHOWN. 7. 'E IS OMITTED FROM TERMINAL REFERENCE DESIGNATIONS,



8. SOCKET REFERENCE DESIGNATION ARE COMPONENT REFERENCE DESIGNATIONS PREFIXED WITH "X". e INSTALL HEAT SHRINK TUBING (ITEM 37) AROUND CRYSTAL AND WIRE WRAP POST.

HOLES FOR RESISTOR PACK RP2, RFE AND CAPACITORS C4-C7 ARE TO BE FREE OF SOLDER.

II, WORKMANSHIP PER INTEL 99-0007-001.




Figure 5-2. iSBX™ 351 Serial MULTIMODULE™ Schematic Diagram (Sheet 2 of 2)

\*\*\*



# APPENDIX A MULTIDROP CONSIDERATIONS

# A.1 INTRODUCTION

An iSBX 351 Serial MULTIMODULE board lends itself readily to a multidrop application. This appendix shows a full-duplex RS422 multidrop application with details on configuration of the MULTIMODULE board. Some of the considerations for configuring a multidrop system are as follows:

- a. The hardware must be set up via jumpers to allow program control of the enable/disable signal (DEN) for the output buffers.
- b. The header plugs (XU4 and XU5) must be configured for a full-duplex RS422 multidrop application.
- c. Bias resistors must be calculated for the system. There is no on-board provision for these resistors.
- d. Termination resistor values must be calculated for the system. Space is reserved for these resistors.
- e. The output buffer current requirement must be calculated to ensure that the current draw will not damage the components.
- f. The USART communication protocol must be defined by the user for both the master and the slave units.

Each of these considerations will be discussed in detail in the following text. Figure A-1 shows a block diagram of the configuration that will be used as an example for explanation purposes. Each of the blocks labeled "slave" and "master" is shown in greater detail in Figures A-2 and A-3. The bias and termination resistors required for the slave and master devices are shown in greater detail in Figures A-4 and A-7.

Figure A-1 shows a typical RS422 full-duplex multidrop configuration that assumes only one master station is attached to the system and always drives the output lines. Bear in mind that a full-duplex system allows all slaves to listen to the data line, and to perform some task in parallel with a task performed by another slave, however, only the selected slave may transmit to the master. In this example, there may be any number (n) of slave stations attached, however, the slaves are under strict program control to output only on command from the master.




Figure A-1. Full-Duplex RS422 Multidrop Configuration Block Diagram




Figure A-2. Master Configuration Detail




Figure A-3. Slave Configuration Detail

A simpler RS422 multidrop system can be configured for half-duplex operation, however, the protocol is more strict. A half-duplex configuration requires two data lines to carry a differential signal and a ground line (return) between the master and all slaves in the system. Recall, however, that a half-duplex system is limited to communication in only one direction at a time. For all practical purposes, this system allows no priority for masters and slaves; all units may listen to whomever is using the data line. The system software protocol for half-duplex operation must be designed to allow only one unit to transmit at any given instant.

## A.2 JUMPER CONFIGURATION

Figures A-2 and A-3 shows the jumper configuration required in the master and slave to configure for an RS422 multidrop application. Factory configuration of the MULTIMODULE board includes jumpers on the master from E11 to E12. By removing it and installing one from E11 to E13, the user can configure a slave MULTIMODULE board so that the DTR (Data Terminal Ready) line from the slave USART controls the output buffer (U2).




Figure A-4. System Example - Bias Resistance

## A.3 HEADER WIRING


In this example, each MULTIMODULE board contains two header blocks, in locations XU4 and XU5, that must be wired properly. Figures A-5 and A-6 show the header wiring required for the master and slave units to perform the functions shown in Figure A-1. More information on header block wiring may be found in Chapter 2.

#### NOTE

As shown in Figure A-1, a simple cross-over is performed in the external wiring with the Receive Data (RD) input to the master and the Send Data (SD) output from the slave. Another is performed between the Data Mode (DM) input to the master and to Request to Send (RS) output from the slave.

# A.4 MULTIDROP BIAS RESISTOR REQUIREMENT

In an RS422 multidrop application, it is strongly recommended that the open or floating data lines in the system be biased by means of user supplied bias resistors, as shown in Figure A-1. There is no on-board provision for the bias resistors on the iSBX board. Without these resistors, the state of a floating line cannot be guaranteed.







Figure A-5. Master Header Wiring Diagram






Figure A-6. Slave Header Wiring Diagram

The exact value of the bias resistors may be calculated only on an individual application basis since the controlling parameters will vary from one application to another. The following procedure steps through an example for calculating the bias resistance required to dissipate the leakage currents encountered in a typical full-duplex RS422 multidrop application. The procedure determines both the best and worst case resistor values; any resistor value that satisfies both cases may be used as a bias resistor.

# A.4.1 BIAS RESISTOR FOR BEST-CASE CURRENT LOSS

Figure A-4 shows more details of the example presented in Figure A-1. The procedure for calculating a bias resistance value for the given example is listed in the following paragraphs. This part of the calculation presents the best-case current loss calculation; the worst-case current loss part of the calculation is presented in the following section.

- 1) Assume the following conditions are true for the example. When all four line drivers in the example system are in the high impedance state, the current leakage ( $V_A$  and  $V_B$ ) into the master is as follows:
  - Current (leakage) = 100 uA X 4 devices = 400 uA,
  - V<sub>B</sub> is greater than or equal to V<sub>A</sub> + Ø.2 Volts,
  - $V_A = 2.4 \text{ Volts}$ ,
  - $V_B = 2.6$  Volts, and
  - R<sub>B</sub> value is equal for both the pull-up and the pull-down resistors in the application.

See Figure A-7 for a model of the line driver in the high impedance state.

x-437

Figure A-7. Line Driver Model (High Impedance)

2) Calculate the required bias resistor ( $R_{\mbox{\footnotesize{B}}})$  value with respect to  $v_{\mbox{\footnotesize{R}}}$  as follows:

so, 
$$R_{B} = \frac{5.\emptyset - V_{B}}{4\emptyset\emptyset \text{ uA} + (V_{B}/4K)}$$

In assuming  $V_B = 2.6$  Volts, we have:

$$R_B = \frac{5.\emptyset - 2.6 \text{ Volts}}{-400 \text{ uA} + (2.6/4K)}$$

Finally,  $R_B$  with respect to  $V_B$  is:

$$R_{\rm R}$$
 = 2286 Ohms (maximum)

3) Calculate the required bias resistor value ( $R_{\mbox{\footnotesize B}})$  with respect to  $v_{\mbox{\footnotesize A}}$  as follows:

From the diagram, 
$$V_A = 0.00 \text{ Volts} - V_A = 0.00 \text{ Volts} - V_$$

So, 
$$R_B = \frac{V_A}{4\emptyset\emptyset \text{ uA} + ((5.\emptyset - V_A)/4K)}$$

Finally,  $R_B$  with respect to  $V_A$  is:

$$R_{\rm R} = 2286$$
 Ohms (maximum)

## A.4.2 BIAS RESISTOR FOR WORST-CASE CURRENT LOSS

To calculate the bias resistance  $(R_{\mbox{\footnotesize{B}}})$  values when the system is experiencing a worst case drive current, proceed as follows:

- 1) Assume the conditions are true for this example:
  - Current (drive) = 5 mA X 4 devices = 20 mA,
  - $V_A$  is greater than or equal to  $V_B + \emptyset.2$  Volts,
  - $V_A^R = 2.6 \text{ Volts}$ ,
  - $V_B = 2.4$  Volts, and
  - R<sub>B</sub> value is equal for both the pull-up and the pull-down bias resistors in the application.

See Figure A-8 for a model of the line driver in the low impedance state.




Figure A-8. Line Driver (Low Impedance)

2) Calculate  $R_{\mbox{\footnotesize{B}}}$  with respect to  $V_{\mbox{\footnotesize{b}}}$  as for the previous example:

So, 
$$R_B = \frac{5.\% - V_B}{2\% \text{ mA} - ((5.\% - V_B)/4K)}$$

In assuming  $V_B = 2.4$  Volts, we have:

$$R_B = \frac{5.0 - 2.4 \text{ Volts}}{20 \text{ mA} - (2.6/4\text{K})}$$

Finally,  $R_B$  with respect to  $V_B$  is:

$$R_B = 134$$
 Ohms (minimum)

3) Calculate  ${\tt R}_{\tt B}$  with respect to  ${\tt V}_{\tt A}$  as follows:

In assuming  $V_A = 2.6$  Volts, we have:

Finally,  $R_B$  with respect to  $V_A$  is:

$$R_{\rm B} = 134$$
 Ohms (minimum)

In conclusion, we have determined that the value of the bias resistors required for the example application must be greater than 134 Ohms and less than 2284 ohms. Any resistor value that satisfies both requirements is acceptable.

# A.5 MULTIDROP TERMINATION REQUIREMENT

With an RS422 multidrop application, it is strongly recommended that the inputs to the slaves be terminated as shown in Figure A-1 to reduce the line reflection. The exact value of the termination resistors can be calculated only on an individual application basis since the contributing parameters will vary from one application to another. The following text shows an example of how to calculate termination resistance for a full-duplex RS422 multidrop application.

To calculate the size of the termination resistors ( $R_{\rm T}$ ) for the example in Figure A-1, proceed as follows:

1) Determine the necessary output buffer specifications (available in Table 1-2) for RS422 mode.

• 
$$V_{OL} = \emptyset.5V @ I_{OL} = 2\emptyset mA$$

• 
$$V_{OH} = 2.5V @ I_{OH} = -2\emptyset mA$$

- 2) As an example to calculate the termination resistance ( $R_T$ ), assume that the system being configured contains four slaves, as shown in Figure A-9.
- 3) Calculate  $R_{\mathbf{T}}$  as follows:
  - 1) Voltage at  $R_T$  is:

$$V_{T} = V_{OH} - V_{OL}$$
$$= 2.5 - \emptyset.5$$

= 2.Ø Volts differential

2) Current drawn by the slaves is:

$$I_S = 1.5 \text{ mA} + 1.5 \text{ mA} + 1.5 \text{ mA} + 1.5 \text{ mA}$$

$$I_S = 6.0 \text{ mA}$$

3) Excess current available is:

$$I_E = 2\emptyset \text{ mA} - I_S$$

$$= 2\emptyset \text{ mA} - 6 \text{ mA}$$

 $I_E = 14$  mA excess current

4) Resistance ( $R_T$ ) needed to terminate  $I_E$  is:

$$R_{T} = \frac{V_{T}}{I_{E}}$$
$$= \frac{2.\emptyset V}{.\emptyset 14A}$$

 $R_T = 143$  ohms (minimum) termination resistance




Figure A-9. System Example - Termination Resistance

# A.6 MULTIDROP OUTPUT BUFFER CURRENT REQUIREMENT

In a multidrop application special attention must be given to the current requirement put on the output buffer device at U2. The user must calculate the sum of the current required by all the receivers attached to the line, the current required by the termination resistors, and the current required by any other devices on the line. This sum must not exceed the maximum drive current available from the output buffers on the MULTIMODULE board.

As shipped from the factory, the MULTIMODULE board may contain either an MC3487 or an AM26LS31 line driver device at location U2. The current drive limitations for each of these devices is as follows:

- $V_{OL} = \emptyset.5$  volts @  $I_{OL} = 2\emptyset$  mA
- $V_{OH} = 2.5$  volts @  $I_{OH} = -2\emptyset$  mA
- Input Current = 1.5 mA
- Leakage Current = Ø.1 mA

#### NOTE

The configuration for jumper E13 to E14 will vary depending on the type of output buffer device used at U2 on the MULTIMODULE board.

# A.7 PROGRAMMING CONSIDERATIONS

Most programming for the MULTIMODULE boards in an RS422 multidrop application revolves around the operation and use of the USART device. Programming for the USART is detailed in Chapter 3, and some specific points that may be useful in configuring a multidrop system are included in the following text.

## A.7.1 SYSTEM INITIALIZATION

When the USART on a slave MULTIMODULE board is reset (i.e., power on), the DTR (Data Terminal Ready) line is reset, enabling the output buffers for that slave. This could cause a data-line contention problem among the slaves in the system. To alleviate the possibility of contention, it is strongly recommended that the user software initialize the slaves immediately after power-up, by raising DTR in the slave to disable all outputs. Table A-1 shows a typical slave initialization subroutine.

Table A-1. Slave Initialization Subroutine

INTSLV INITIALIZES THE SLAVE OUTPUT BUFFERS ON POWER-UP. USES-NOTHING, DESTROYS-A. **PUBLIC** INTSLV EXTERN BASAD INTSLV: ENTER HERE FOR SLAVE INITIALIZATION MVI A, (MODE WORD) :MOVE USART MODE WORD INTO A OUT LOW BASAD + 1 ;BASE ADDRESS + 1 MV! A, (COMMAND WORD) ;MOVE USART COMMAND WORD, WITH BIT 1 = 1, INTO A. OUT LOW BASAD + 1 :BASE ADDRESS + 1 RET **END** 

#### A.7.2 SLAVE SELECTION

When DTR is pulled LOW by the master, the slave senses a DSR (Data Set Ready) signal and re-initializes its protocol. DTR provides a means for the master to re-initialize all slaves to a known state. After receiving the DTR signal, all slaves are off-line, but listening to the master. When the master transmits an address, a specific slave is allowed on-line to communicate. The address of each slave must be unique to that slave and must be verified by the software in that slave. After a slave decodes its address, it turns OFF the DTR line to enable the output buffers. The slave then generates RTS (Request to Sent) to the master to inform that the slave is indeed on-line. Figures A-2 and A-3 show that the RTS signal from the slave also generates CTS (Clear to Send) to fully enable the slave for output.

## A.7.3 SLAVE STATUS TEST

The master can sense the state of the slave at any time by reading the DM (Data Mode) line from the slave. DM is available in the master in the form of the DSR status bit from the masters' USART status register. The DSR bit, bit 7 of the Status Read Word, is defined as follows:

DSR = 1 a slave is on-line, and driving its RS (Request to Send) line.

 $DSR = \emptyset$  all slaves are off-line.



Primary references are underscored.

Block diagram 4-3

Equipment compatible 1-2 supplied 1-2

I/O addressing 3-1 I/O cabling 2-13

Jumper configuration 2-6 buffer control 2-7 grounding 2-6 RS449 power 2-6 timer control 2-8

Multidrop configuration 1-2, A-1 bias resistors A-4 best-case calculation A-6 worst-case calculation A-7 header wiring A-4 introduction A-1jumper configuration A-3 output buffer current requirement A-1Ø programming A-11 slave selection A-12 slave status test A-12 system initialization A-11 termination resistor A-9 MULTIMODULE clock circuitry 4-2 MULTIMODULE initialization 3-1, 3-5MULTIMODULE installation 2-14

PIT Programming 3-9
clock inputs 3-9
initialization 3-15
mode control word and count 3-10
gate functions 3-14

## INDEX (continued)

loading sequence 3-12
maximum count 3-12
operating modes 3-13
operation 3-15
counter cascading 3-21
counter configuration 3-21
counter read 3-15
count value selection 3-18
interrupt timer 3-21
rate generator/interval timer 3-20

Receiver/drivers 4-2
RS232C configuration 2-8
break error protection 2-8
controlling crosstalk 2-8
controlling signal rise/fall times 2-8
external clocking 2-9
header wiring 2-9
RS422 configuration 2-9
header wiring 2-10
termination resistors 2-9

Service and repair 5-1
service diagrams 5-2
Specifications
cooling requirement 1-3, 2-2
d.c. serial specifications 1-5
mounting requirement 2-2
MULTIMODULE physical dimensions 2-2
MULTIMODULE specifications 1-3
power requirement 1-3, 2-1

USART programming 3-2
command instruction 3-5
initialization 3-5
mode instruction 3-3
operation 3-7
data I/O 3-9
status read 3-9
reset 3-5
sync characters 3-3



# REQUEST FOR READER'S COMMENTS

Intel's Technical Publications Departments attempt to provide publications that meet the needs of all Intel product users. This form lets you participate directly in the publication process. Your comments will help us correct and improve our publications. Please take a few minutes to respond.

Please restrict your comments to the usability, accuracy, readability, organization, and completeness of this publication. If you have any comments on the product that this publication describes, please contact your Intel representative. If you wish to order publications, contact the Intel Literature Department (see page ii of this manual).

1.	Please describe any errors you found in this publication (include page number).
2.	Does the publication cover the information you expected or required? Please make suggestions for improvement.
3.	Is this the right type of publication for your needs? Is it at the right level? What other types of publications are needed?
4.	Did you have any difficulty understanding descriptions or wording? Where?
	Please rate this publication on a scale of 1 to 5 (5 being the best rating).
	ME DATE
	LE
	DMPANY NAME/DEPARTMENT
	DRESS
CIT	TY STATE ZIP CODE (COUNTRY)
Pie	ease check here if you require a written reply.

## WE'D LIKE YOUR COMMENTS . . .

This document is one of a series describing Intel products. Your comments on the back of this form will help us produce better manuals. Each reply will be carefully reviewed by the responsible person. All comments and suggestions become the property of Intel Corporation.



**BUSINESS REPLY MAIL** 


FIRST CLASS PERMIT NO.79 BEAVERTON, OR

POSTAGE WILL BE PAID BY ADDRESSEE

Intel Corporation 5200 N.E. Elam Young Pkwy. Hillsboro, Oregon 97123

**OMO Technical Publications** 

NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES





INTEL CORPORATION, 3065 Bowers Avenue, Santa Clara, California 95051 (408) **987-8080**Printed in U.S.A.

ISBC®